module Port: MakePort(sig val srv : stringend)
MakePort
(
sig
val srv : string
string
end
)
include struct ... end
val random : unit -> t
unit -> t